



# MODULE HANDBOOK DIGITAL TECHNIQUES AND LABORATORY







**BACHELOR DEGREE PROGRAM  
DEPARTMENT OF BIOMEDICAL ENGINEERING  
FACULTY OF INTELLIGENT ELECTRICAL AND INFORMATICS  
TECHNOLOGY**

**INSTITUT TEKNOLOGI SEPULUH NOPEMBER**

## ENDORSEMENT PAGE



**MODULE HANDBOOK**  
**Digital Techniques and Laboratory**  
**DEPARTMENT OF BIOMEDICAL ENGINEERING**  
 INSTITUT TEKNOLOGI SEPULUH NOPEMBER  
 Number : B/21354/IT2.IX.5.1.2/PP.03.00.00/2020

Proses <i>Process</i>	Penanggung Jawab <i>Person in Charge</i>			Tanggal <i>Date</i>
	Nama <i>Name</i>	Jabatan <i>Position</i>	Tandatangan <i>Signature</i>	
Perumus <i>Preparation</i>	Dr. Tri Arief Sardjono, S.T., M.T.	Dosen <i>Lecturer</i>		November 23, 2019
Pemeriksa dan Pengendalian <i>Review and Control</i>	Ir. Josaphat Pramudijanto, M.Eng.	Tim kurikulum <i>Curriculum team</i>		February 11, 2020
Persetujuan <i>Approval</i>	Dr. Rachmad Setiawan, S.T., M.T.	Koordinator RMK <i>Course Cluster Coordinator</i>		March 03, 2020
Penetapan <i>Determination</i>	Dr. Achmad Arifin, S.T., M.Eng.	Kepala Departemen <i>Head of Department</i>		March 10, 2020

+


# MODULE HANDBOOK

## DIGITAL TECHNIQUES AND LABORATORY

Module name	<b>Digital Techniques and Laboratory</b>	
Module level	Undergraduate	
Code	EB184405	
Course (if applicable)	Digital Techniques and Laboratory	
Semester	Fourth Semester (Even)	
Person responsible for the module	Dr. Tri Arief Sardjono, S.T., M.T.	
Lecturer		
Language	Bahasa Indonesia and English	
Relation to curriculum	Undergraduate degree program, <b>mandatory</b> , 4 <sup>th</sup> semester	
Type of teaching, contact hours	Lectures, <60 students	
Workload	1. Lectures : 4 x 50 = 200 minutes per week. 2. Exercises and Assignments : 4 x 50 = 200 minutes per week. 3. Private learning : 4 x 50 = 240 minutes per week.	
Credit points	4 credit points (sks)	
Requirements according to the examination regulations	A student must have attended at least 75% of the lectures to sit in the exams.	
Mandatory prerequisites	-	
Learning outcomes and their corresponding PLOs	Course Learning Outcome (CLO) after completing this module, CLO 1: Students are able to understand and explain basic theories of digital electronic systems such as the difference between analog systems and digital systems, number systems and coding systems. CLO 2: Students are able to understand and explain about logic gates, Boolean algebra, simplification of logic equations and be able to do experiments related to basic logic gate circuits. CLO 3: Students are able to understand, explain, and analyze combinational logic and be able to do experiment with combinational logic sequences.	PLO-02  PLO-03  PLO-03  PLO-03

	<p>CLO 4: Students are able to understand, explain, explain, and analyze sequential logic and be able to do experiment with sequential logic circuits.</p> <p>CLO 5: Students are able to understand and explain the stages of designing a digital-based Programmable Logic Device (PLD) system and be able to realize it.</p>	PLO-05
Content	<p>This course is a mandatory course that discuss the basic science of digital system both in theoru and practice. This course aims to make students understand about number system theory, logic gates, combinational circuits, multivibrator circuits, sequential circuits, and programmable logic decvices and their applications. In addition, this course also aims to allow students to experiment on the theory that has been studied and understood, so that students can be trained and skilled in performing analysis, designing digital systems and using tools or tools with the correct procedures. With the understanding of theory and skills in the laboratory, students are expected to be able to apply it especially to biomedical disciplines.</p>	
Study and examination requirements and forms of examination	<ul style="list-style-type: none"> <li>• In-class exercises</li> <li>• Assignment 1, 2, 4, 5, 6, 7, 8</li> <li>• Lab work 1, 2, 3, 4</li> <li>• Mid-term examination</li> <li>• Final examination</li> </ul>	
Media employed	LCD, whiteboard, websites (myITS Classroom), zoom.	
Reading list	<p>Main:</p> <ol style="list-style-type: none"> <li>1. S John F. Wakerly, "Digital Design : Principles &amp; Practices 3rd Edition", Prentice Hall, 1999.</li> <li>2. David M., H., and Sarah L. Harris, "Digital Design and Computer Architecture 1st Edition", Elsevier Inc, 2007.</li> <li>3. Richard F. T, "Engineering Digital Design Second Edition", Academic Press, 2000.</li> <li>4. Bob Zeidman, "Designing with FPGAs and CPLDs", Elsevier, 2002.</li> <li>5. Kevin Skahill, "VHDL for Programmable Logic", Addison Wesley, 1996</li> </ol>	

**I. Rencana Pembelajaran Semester / Semester Learning Plan**

		<b>INSTITUT TEKNOLOGI SEPULUH NOPEMBER (ITS)</b> <b>FAKULTAS TEKNOLOGI ELEKTRO DAN INFORMATIKA CERDAS</b> <b>DEPARTEMEN TEKNIK BIOMEDIK</b>				<b>Kode Dokumen</b>	
<b>RENCANA PEMBELAJARAN SEMESTER</b>							
<b>MATA KULIAH (MK)</b> <b>COURSE</b>		<b>KODE CODE</b>	<b>Rumpun MK</b> <b>Course Cluster</b>	<b>BOBOT (sks)</b> <b>Credits</b>		<b>SEMESTER</b>	<b>Tgl Penyusunan</b> <b>Compilation Date</b>
<b>Digital Techniques and Laboratory</b>		<b>EB184405</b>	<b>Biomedical Instrumentation and Signal Processing</b>	<b>T=4</b>	<b>P=0</b>	<b>IV</b>	<b>15 Juni 2020</b>
<b>OTORISASI / PENGESAHAN</b> <b>AUTHORIZATION / ENDORSEMENT</b>		<b>Dosen Pengembang RPS</b> <b>Developer Lecturer of Semester Learning Plan</b>		<b>Koordinator RMK</b> <b>Course Cluster Coordinator</b>		<b>Ka DEPARTEMEN</b> <b>Head of Department</b>	
		<b>(Dr. Tri Arief Sardjono, S.T., M.T.)</b>		<b>(Dr. Rachmad Setiawan, S.T., M.T.)</b>		<b>(Dr. Achmad Arifin, S.T., M.Eng.)</b>	
<b>Capaian Pembelajaran</b>	<b>CPL-PRODI yang dibebankan pada MK</b> <b>PLO Program Charged to The Course</b>						
<b>Learning Outcomes</b>	<b>CPL-02</b>  <b>PLO-02</b>	Mampu <b>menemukan, memahami, menjelaskan, merumuskan, dan menyelesaikan</b> permasalahan umum pada bidang Teknik dan permasalahan khusus pada bidang Teknik Biomedika yang meliputi instrumentasi biomedika cerdas, teknik rehabilitasi medika, pencitraan dan pengolahan citra medika, serta informatika medika <i>Able to <b>find, understand, explain, formulate, and solve</b> general problems in the field of Engineering and special problems in the field of Biomedical Engineering which includes intelligent biomedical instrumentation, medical rehabilitation techniques, imaging and processing of medical images, and medical informatics</i>					
	<b>CPL-03</b>	Mampu <b>merancang dan melaksanakan</b> eksperimen laboratorium dan/atau lapangan, <b>menganalisa dan menginterpretasi</b> data, serta menggunakan penilaian yang obyektif untuk menarik kesimpulan					

<b>PLO-03</b>	<i>Able to <b>design</b> and <b>implement</b> laboratory experiment and / or field experiments, <b>analyze</b> and <b>interpret</b> data, and use objective assessments to draw conclusions.</i>
<b>CPL-05</b>	Mampu <b>mendesain</b> komponen, sistem, dan proses dalam bidang Teknik Biomedika yang sistematis, logis, dan realistis sesuai dengan spesifikasi yang ditentukan dengan mempertimbangkan aspek keselamatan, sosial, budaya, lingkungan, dan ekonomi dengan <b>mengenal/memanfaatkan</b> sumber daya lokal dan nasional dengan wawasan global
<b>PLO-05</b>	<i>Able to <b>design</b> components, systems, and processes in the field of Biomedical Engineering that are systematic, logical, and realistic appropriate with specified specifications by considering aspects of safety, social, cultural, environmental, and economic by <b>recognizing / utilizing</b> local and national resources with global insight</i>
<b>Capaian Pembelajaran Mata Kuliah (CPMK) – Bila CP MK sebagai kemampuan pada tiap tahap pembelajaran CP MK = Sub CP MK</b> <b>Course Learning Outcome (CLO) - If CLO as description capability of each Learning Stage in the course, then CLO = LLO</b>	
<b>CP MK 1</b>  <b>CLO 1</b>	Mahasiswa mampu memahami dan menjelaskan teori dasar sistem elektronika digital seperti perbedaan antara sistem analog dan sistem digital, sistem bilangan dan sistem pengkodean. <i>Students are able to understand and explain basic theories of digital electronic systems such as the difference between analog systems and digital systems, number systems and coding systems.</i>
<b>CP MK 2</b>  <b>CLO 2</b>	Mahasiswa mampu memahami dan menjelaskan tentang gerbang logika, aljabar boolean, penyederhanaan persamaan logika serta mampu melakukan ekperimen berkaitan dengan rangkaian dasar gerbang logika. <i>Students are able to understand and explain about logic gates, Boolean algebra, simplification of logic equations and be able to do experiments related to basic logic gate circuits.</i>
<b>CP MK 3</b>  <b>CLO 3</b>	Mahasiswa mampu memahami, menjelaskan, merancang dan menganalisa rangkaian logika kombinasional serta mampu melakukan ekperimen berkaitan dengan rangkaian logika kombinasional. <i>Students are able to understand, explain, design and analyze a combination of combinational logic and are able to experiment with a combination of combinational logic.</i>
<b>CP MK 4</b>  <b>CLO 4</b>	Mahasiswa mampu memahami, menjelaskan, merancang dan menganalisa rangkaian logika sekuensial serta mampu melakukan ekperimen berkaitan dengan rangkaian logika sekuensial. <i>Students are able to understand, explain, design and analyze sequential logic circuits and be able to do experiments related to sequential logic circuits.</i>

	<b>CP MK 5</b> <b>CLO 5</b>	Mahasiswa mampu memahami dan menjelaskan tahapan perancangan sistem berbasis digital <i>Programmable Logic Device (PLD)</i> serta mampu merealisasinya. <i>Students are able to understand and explain the stages of designing a digital-based Programmable Logic Device (PLD) system and be able to realize it.</i>																																																																																								
<b>Peta CPL – CP MK</b>  <b>Map of PLO - CLO</b>	<table border="1"> <thead> <tr> <th></th> <th>CPL-01</th> <th>CPL-02</th> <th>CPL-03</th> <th>CPL-04</th> <th>CPL-05</th> <th>CPL-06</th> <th>CPL-07</th> <th>CPL-08</th> <th>CPL-09</th> <th>CPL-10</th> <th>CPL-11</th> <th>CPL-12</th> </tr> </thead> <tbody> <tr> <td>CPMK 1 / SUB CPMK 1 CLO 1 / LLO 1</td> <td></td> <td>√</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>CPMK 2 / SUB CPMK 2 CLO 2 / LLO 2</td> <td></td> <td></td> <td>√</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>CPMK 3 / SUB CPMK 3 CLO 3 / LLO 3</td> <td></td> <td></td> <td>√</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>CPMK 4 / SUB CPMK 4 CLO 4 / LLO 4</td> <td></td> <td></td> <td>√</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>CPMK 5 / SUB CPMK 5 CLO 5 / LLO 5</td> <td></td> <td></td> <td></td> <td></td> <td>√</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>													CPL-01	CPL-02	CPL-03	CPL-04	CPL-05	CPL-06	CPL-07	CPL-08	CPL-09	CPL-10	CPL-11	CPL-12	CPMK 1 / SUB CPMK 1 CLO 1 / LLO 1		√											CPMK 2 / SUB CPMK 2 CLO 2 / LLO 2			√										CPMK 3 / SUB CPMK 3 CLO 3 / LLO 3			√										CPMK 4 / SUB CPMK 4 CLO 4 / LLO 4			√										CPMK 5 / SUB CPMK 5 CLO 5 / LLO 5					√							
	CPL-01	CPL-02	CPL-03	CPL-04	CPL-05	CPL-06	CPL-07	CPL-08	CPL-09	CPL-10	CPL-11	CPL-12																																																																														
CPMK 1 / SUB CPMK 1 CLO 1 / LLO 1		√																																																																																								
CPMK 2 / SUB CPMK 2 CLO 2 / LLO 2			√																																																																																							
CPMK 3 / SUB CPMK 3 CLO 3 / LLO 3			√																																																																																							
CPMK 4 / SUB CPMK 4 CLO 4 / LLO 4			√																																																																																							
CPMK 5 / SUB CPMK 5 CLO 5 / LLO 5					√																																																																																					
<b>Diskripsi Singkat MK</b>  <b>Short Description of Course</b>	<p>Mata kuliah Teknik Digital dan Laboratorium merupakan mata kuliah wajib yang membahas ilmu dasar sistem digital baik secara teori maupun praktek. Mata kuliah ini bertujuan agar mahasiswa memahami tentang teori sistem bilangan, gerbang logika, rangkaian kombinasional, rangkaian multivibrator, rangkaian sekuensial, dan programmable logic device serta aplikasinya. Selain itu, mata kuliah ini juga bertujuan agar mahasiswa mampu melakukan eksperimen mengenai teori yang sudah dipelajari dan dipahami, sehingga mahasiswa bisa terlatih dan terampil dalam melakukan analisa, perancangan sistem digital serta menggunakan peralatan atau tools dengan prosedur yang benar. Dengan pemahaman teori dan keterampilan dalam laboratorium tersebut, mahasiswa diharapkan mampu menerapkannya terutama pada disiplin ilmu biomedik.</p> <p><i>This course is a mandatory course that discuss the basic science of digital system both in theoru and practice. This course aims to make students understand about number system theory, logic gates, combinational circuits, multivibrator circuits, sequential circuits, and programmable logic devices and their applications. In addition, this course also aims to allow students to experiment on the theory that has been studied and understood, so that students can be trained and skilled in performing analysis, designing digital systems and using tools or tools with the correct procedures. With the understanding of theory and skills in the laboratory, students are expected to be able to apply it especially to biomedical disciplines.</i></p>																																																																																									

<b>Bahan Kajian:</b> Materi pembelajaran		<ol style="list-style-type: none"> <li>1. Baris Bilangan / <i>Number Line</i></li> <li>2. Gerbang Logika / <i>Logic Gate</i></li> <li>3. Rangkaian Kombinasional / <i>Combinational Circuits</i></li> <li>4. Penyederhanaan Rangkaian Kombinasional / <i>Simplification of Combinational Circuits</i></li> <li>5. Multivibrator/ <i>Multivibrator</i></li> <li>6. Rangkaian Sekuensial / <i>Sequential Circuits</i></li> <li>7. Bahasa Deskripsi Hardware / <i>Hardware Description Language</i></li> </ol>					
<b>Course Materials:</b>							
<b>Pustaka</b>		<b>Utama / Main:</b>					
<b>References</b>		<ol style="list-style-type: none"> <li>1. S John F. Wakerly, "Digital Design : Principles &amp; Practices 3rd Edition", Prentice Hall, 1999.</li> <li>2. David M., H., and Sarah L. Harris, "Digital Design and Computer Architecture 1st Edition", Elsevier Inc, 2007.</li> <li>3. Richard F. T, "Engineering Digital Design Second Edition", Academic Press, 2000.</li> <li>4. Bob Zeidman, "Designing with FPGAs and CPLDs", Elsevier, 2002.</li> <li>5. Kevin Skahill, "VHDL for Programmable Logic", Addison Wesley, 1996</li> </ol>					
<b>Dosen Pengampu</b> <i>Lecturers</i>							
<b>Matakuliah syarat</b> <i>Prerequisite</i>		-					
Mg Ke/ Week	Kemampuan akhir tiap tahapan belajar (Sub-CPMK) / <i>Final ability of each learning stage (LLO)</i>	Penilaian / <i>Assessment</i>		Bantuan Pembelajaran; Metode Pembelajaran; Penugasan Mahasiswa; [ <i>Estimasi Waktu</i> ] / <i>Form of Learning; Learning Method;</i> <i>Student Assignment;</i> [ <i>Estimated Time</i> ]		Materi Pembelajaran [ <i>Pustaka</i> ] / <i>Learning Material</i> [ <i>Reference</i> ]	Bobot Penilaian / <i>Assessment Load (%)</i>
		Indikator / <i>Indicator</i>	Kriteria & Teknik/ <i>Criteria &amp; Techniques</i>	Tatap Muka / <i>In-class (5)</i>	Daring / <i>Online (6)</i>		
(1)	(2)	(3)	(4)	(5)	(6)	(7)	(8)



<p>1,2</p>	<p>Mahasiswa mampu memahami dan menjelaskan teori dasar sistem elektronika digital seperti perbedaan antara sistem analog dan sistem digital, sistem bilangan dan sistem pengkodean</p> <p><i>Students are able to understand and explain basic theories of digital electronic systems such as the difference between analog systems and digital systems, number systems and coding systems.</i></p>	<ul style="list-style-type: none"> <li>● Memahami dan mampu menjelaskan teori dasar teknik digital</li> <li>● Memahami dan mampu menjelaskan sistem bilangan dan sistem pengkodean</li> <li>● Mampu menghitung konversi bilangan, aritmatika biner, komplemen bilangan biner, bilangan bertanda dan operasinya, dan sistem pengkodean.</li> </ul> <ul style="list-style-type: none"> <li>● <i>Understand be able to explain the basic theory of digital technique</i></li> <li>● <i>Understand be able to explain number systems and coding system</i></li> <li>● <i>Able to calculate the conversion of numbers, binary arithmetic, binary number complement, marked numbers and</i></li> </ul>	<p><b>Non-Tes</b> <b>Tugas 1:</b></p> <ul style="list-style-type: none"> <li>● Mengerjakan soal perhitungan mengenai konversi bilangan, aritmatika biner, komplemen bilangan biner, bilangan bertanda dan operasinya, dan sistem pengkodean (Tugas Tertulis)</li> </ul> <p><b>Non-Test</b> <b>Task 1:</b></p> <ul style="list-style-type: none"> <li>● <i>Doing calculation problems about number conversion, binary arithmetic, binary number complement, marked numbers and their operations, and coding systems (Written Tasks)</i></li> </ul>	<ul style="list-style-type: none"> <li>● Kuliah, diskusi dan tugas. [TM : 2 x (4 x 50'')] [BM : 2 x (4 x 50'')] [PT : 2 x (4 x 50'')]</li> <li>● <i>Lectures discussion and assignment.</i> [FF : 2 x (4 x 50'')] [SS : 2 x (4 x 50'')] [SA : 2 x (4 x 50'')]</li> </ul>	<ul style="list-style-type: none"> <li>● Chatting dan diskusi dalam forum platform ITS.</li> <li>● <i>Chat and discussion in ITS platform forum</i></li> </ul>	<ul style="list-style-type: none"> <li>● Pengenalan teknik digital : kuantitas digital dan analog, binary digit, level logika, digital waveform, pengenalan fungsi logika dasar.</li> <li>● Sistem bilangan dan sistem pengkodean : bilangan decimal dan biner, konversi decimal ke biner, aritmatika biner, komplemen bilangan biner, bilangan bertanda dan operasinya, bilangan heksadesimal dan octal, binary code decimal (BCD), digital codes, error codes</li> <li>● <i>Introduction to digital techniques: digital and analog quantity, binary digits, logic level,</i></li> </ul>	<p><b>Tugas 1 / Task 1: 2.5</b></p>
------------	--	--	---	--	--	---	-------------------------------------

		<i>their operations, and coding systems.</i>				<i>digital waveform, introduction of basic logic functions.</i> <ul style="list-style-type: none"> <li><i>Number systems and coding systems: decimal and binary numbers, decimal to binary conversion, binary arithmetic, binary number complement, marked numbers and their operations, hexadecimal and octal numbers, binary code decimal (BCD), digital codes, error codes.</i></li> </ul>	
<b>3-5</b>	Mahasiswa mampu memahami dan menjelaskan tentang gerbang logika, aljabar boolean, penyederhanaan persamaan logika serta mampu melakukan eksperimen	<ul style="list-style-type: none"> <li>Memahami dan mampu menjelaskan mengenai gerbang logika dan aljabar Boolean.</li> <li>Mampu menyelesaikan</li> </ul>	<b>Non-tes :</b> <b>Tugas 2:</b> <ul style="list-style-type: none"> <li>Mengerjakan soal perhitungan mengenai gerbang logika dan analisa rangkaian logika</li> </ul>	<ul style="list-style-type: none"> <li>Kuliah, diskusi dan tugas.  [TM : 3 x (4 x 50" )]  [BM : 3 x (4 x 50" )]  [PT : 3 x (4 x 50" )]</li> </ul>	<ul style="list-style-type: none"> <li>Chatting dan diskusi dalam forum platform ITS</li> <li><i>Chat and discussion in ITS platform forum</i></li> </ul>	<ul style="list-style-type: none"> <li>Gerbang logika dan aljabar boolean: inverter, gerbang AND, OR, NAND, NOR, XOR, XNOR, fixed-function logic gates, operasi dan ekspresi Boolean,</li> </ul>	<b>Tugas 2 / Task 2: 2.5</b>  <b>Praktikum 1 / Lab Work 1: 10</b>

	<p>berkaitan dengan rangkaian dasar gerbang logika</p> <p><i>Students are able to understand and explain about logic gates, Boolean algebra, simplification of logic equations and be able to do experiments related to basic logic gate circuits.</i></p>	<p>perhitungan gerbang logika</p> <ul style="list-style-type: none"> <li>• Mampu menganalisa rangkaian logika</li> <li>• <i>Understand and be able to explain logic gates and Boolean algebra.</i></li> <li>• <i>Able to solve logic gate calculations.</i></li> <li>• <i>Able to analyze logic circuits.</i></li> </ul>	<p>dasar, penyederhanaan persamaan logika (Tugas Tertulis)</p> <p><b>Praktikum 1:</b></p> <ul style="list-style-type: none"> <li>• Operasi gerbang logika dasar dan rangkaian logika dasar</li> </ul> <p><b>Non-test:</b></p> <p><b>Task 2:</b></p> <ul style="list-style-type: none"> <li>• <i>Solve calculation problems regarding logic gates and analysis of basic logic circuits, simplification of logic equations (Written Tasks)</i></li> </ul> <p><b>Lab Work 1:</b></p> <ul style="list-style-type: none"> <li>• <i>Basic logic gate operations and basic logic circuits.</i></li> </ul>	<ul style="list-style-type: none"> <li>• <i>Lectures discussion and assignment.</i>  <i>[FF : 3 x (4 x 50" )]</i>  <i>[SS : 3 x (4 x 50" )]</i>  <i>[SA :3 x ( 4 x 50" )]</i></li> </ul>		<p>hukum dan aturan aljabar Boolean, teorema DeMorgan's, analisa Boolean pada rangkaian logika, bentuk standar dari ekpresi Boolean, ekpresi Boolean dan truth tables, karnaugh map (K-Map), SOP, POS</p> <ul style="list-style-type: none"> <li>• <i>Logic gates and boolean algebra: inverters, AND, OR, NAND, NOR, XOR, XNOR gates, fixed-function logic gates, Boolean operations and expressions, laws and rules of Boolean algebra, DeMorgan's theorem, Boolean analysis of logic circuits, standard form of Boolean expressions,</i></li> </ul>	
--	--	--	--	--	--	--	--

						<i>Boolean expressions and truth tables, karnaugh map (K-Map), SOP, POS</i>	
<b>6, 7, 9</b>	<p>Mahasiswa mampu memahami, menjelaskan, merancang dan menganalisa rangkaian logika kombinasional serta mampu melakukan eksperimen berkaitan dengan rangkaian logika kombinasional</p> <p><i>Students are able to understand, explain, design and analyze a combination of combinational logic and are able to experiment with a combination of combinational logic</i></p>	<ul style="list-style-type: none"> <li>Mengetahui dan mampu menjelaskan rangkaian logika kombinasional dan rangkaian fungsi logika kombinasional</li> <li>Mampu menyelesaikan perhitungan mengenai analisa dan perancangan rangkaian kombinasional</li> <li>Mampu menyelesaikan perhitungan mengenai analisa dan perancangan rangkaian fungsi logika kombinasional</li> </ul> <ul style="list-style-type: none"> <li><i>Know and be able to explain a series of combinational logic and a series of</i></li> </ul>	<p><b>Non-Tes:</b></p> <p><b>Tugas 4</b></p> <ul style="list-style-type: none"> <li>Mengerjakan soal perhitungan mengenai analisa dan perancangan rangkaian kombinasional dasar (Tugas Tertulis)</li> </ul> <p><b>Tugas 5:</b></p> <ul style="list-style-type: none"> <li>Mengerjakan soal perhitungan mengenai analisa dan perancangan rangkaian fungsi logika kombinasional dan aplikasinya (Tugas Tertulis)</li> </ul> <p><b>Praktikum 2:</b></p> <ul style="list-style-type: none"> <li>Rangkaian kombinasional dan penyederhanaan</li> </ul>	<ul style="list-style-type: none"> <li>Kuliah, diskusi dan tugas. [TM : 3 x (4 x 50" )] [BM : 3 x (4 x 50" )] [PT : 3 x (4 x 50" )]</li> <li><i>Lectures discussion and assignment.</i> [FF : 3 x (4 x 50" )] [SS : 3 x (4 x 50" )] [SA : 3 x (4 x 50" )]</li> </ul>	<ul style="list-style-type: none"> <li>Chatting dan diskusi dalam forum platform ITS</li> <li><i>Chat and discussion in ITS platform forum</i></li> </ul>	<ul style="list-style-type: none"> <li>Rangkaian logika kombinasional : rangkaian dasar dan implementasi, gerbang universal (NAND dan NOR) dan implementasi, analisa rangkaian menggunakan timing diagram</li> <li>Rangkaian fungsi logika kombinasional (decoder, encoder, multiplexer, demultiplexer, parity circuit, comparator, adder (H/A dan F/A), Arithmetic Logic Unit (ALU), multiplier)</li> <li>Contoh aplikasi yang lain</li> </ul>	<p><b>Tugas 4 / Task 4: 2.5</b></p> <p><b>Tugas 5 / Task 5: 2.5</b></p> <p><b>Praktikum 2 / Lab work 2: 10</b></p>

		<p><i>functions of combinational logic.</i></p> <ul style="list-style-type: none"> <li>• <i>Able to solve calculations on combinational network analysis and designing.</i></li> <li>• <i>Able to solve calculations on the analysis and design a combination of combinational logic functions</i></li> </ul>	<p>rangkaian kombinasional</p> <p><b>Non-test:</b></p> <p><b>Task 4:</b></p> <ul style="list-style-type: none"> <li>• <i>Solve calculation problems regarding the analysis and design of basic combinational circuits (Written task)</i></li> </ul> <p><b>Task 5:</b></p> <ul style="list-style-type: none"> <li>• <i>Solve calculation problems regarding the analysis and design of a series of combinational logic functions and their applications (written task)</i></li> </ul> <p><b>Lab Work 2:</b></p> <ul style="list-style-type: none"> <li>• <i>Combinational circuits and combinational circuit simplification</i></li> </ul>			<ul style="list-style-type: none"> <li>• <i>Combinational logic circuits: basic circuits and implementations, universal gates (NAND and NOR) and implementations, circuit analysis using timing diagrams</i></li> <li>• <i>Combinational logic function circuit (decoder, encoder, multiplexer, demultiplexer, parity circuit, comparator, adder (H / A and F / A), Arithmetic Logic Unit (ALU), multiplier)</i></li> <li>• <i>Other application example</i></li> </ul>	
--	--	---	---	--	--	---	--

8	EVALUASI TENGAH SEMESTER MID-SEMESTER EXAM						20
10-12	<p>Mahasiswa mampu memahami, menjelaskan, merancang dan menganalisa rangkaian logika sekuensial serta mampu melakukan eksperimen berkaitan dengan rangkaian logika sekuensial.</p> <p><i>Students are able to understand, explain, design and analyze sequential logic circuits and be able to do experiments related to sequential logic circuits</i></p>	<ul style="list-style-type: none"> <li>Mampu melakukan perhitungan, merancang dan menganalisa rangkaian bistable, rangkaian monostable (one shot), rangkaian astable.</li> <li>Mampu melakukan perhitungan, merancang dan menganalisa Latch, flip-flop, register, counter.</li> <li>Mampu melakukan perhitungan, merancang dan menganalisa sistem digital menggunakan FSM.</li> <li><i>Able to solve calculations, design and analyze bistable circuits, monostable circuits (one shot), astable circuits.</i></li> </ul>	<p><b>Non tes:</b> <b>Tugas 6:</b></p> <ul style="list-style-type: none"> <li>Mengerjakan soal perhitungan mengenai analisa dan perancangan rangkaian bistable, rangkaian monostable (one shot), rangkaian astable, latch, flip-flop, register, counter serta mencari contoh aplikasinya (Tugas Tertulis)</li> </ul> <p><b>Tugas 7:</b></p> <ul style="list-style-type: none"> <li>Mengerjakan soal perhitungan mengenai analisa dan perancangan sistem digital menggunakan FSM (Tugas Tertulis)</li> </ul> <p><b>Praktikum 3:</b></p>	<ul style="list-style-type: none"> <li>Kuliah, diskusi dan tugas. [TM : 3 x (4 x 50" )] [BM : 3 x (4 x 50" )] [PT : 3 x (4 x 50" )]</li> <li><i>Lectures discussion and assignment.</i> [FF : 3 x (4 x 50" )] [SS : 3 x (4 x 50" )] [SA : 3 x (4 x 50" )]</li> </ul>	<ul style="list-style-type: none"> <li>Chatting dan diskusi dalam forum platform ITS</li> <li><i>Chat and discussion in ITS platform forum</i></li> </ul>	<ul style="list-style-type: none"> <li>Rangkaian bistable, rangkaian monostable (one shot), rangkaian astable</li> <li>Latch, flip-flop, register, counter</li> <li><i>finite state machine (FSM) : perancangan dan analisa sistem digital menggunakan FSM)</i></li> <li>Contoh aplikasi yang lain</li> <li><i>Bistable circuit, monostable circuit (one shot), astable circuit</i></li> <li><i>Latch, flip-flop, register, counter</i></li> <li><i>finite state machine (FSM): design and analysis of digital systems using FSM)</i></li> </ul>	<p><b>Tugas 6 / Task 6: 2.5</b></p> <p><b>Tugas 7 / Task 7: 2.5</b></p> <p><b>Praktikum 3 / Lab work 3: 10</b></p>

		<ul style="list-style-type: none"> <li>• Able to solve calculations, design and analyze Latch, flip-flops, registers, counters.</li> <li>• Able to solve calculations, design and analyze digital systems using FSM.</li> </ul>	<ul style="list-style-type: none"> <li>• Rangkaian sekuensial</li> </ul> <p><b>Non-test:</b></p> <p><b>Task 6:</b></p> <ul style="list-style-type: none"> <li>• Solve calculation problems regarding the analysis and design of bistable circuits, monostable circuits (one shot), astable circuits, latches, flip-flops, registers, counters and looking for examples of their application (Written task)</li> </ul> <p><b>Task 7:</b></p> <ul style="list-style-type: none"> <li>• Solve calculation problems regarding digital system analysis and design using FSM (Written task)</li> </ul>			<ul style="list-style-type: none"> <li>• Other application examples</li> </ul>	
--	--	---	--	--	--	--	--


			<b>Lab work 3:</b> <ul style="list-style-type: none"> <li>Sequential circuit</li> </ul>				
13-15	<p>Mahasiswa mampu memahami dan menjelaskan tahapan perancangan sistem digital berbasis Programmable Logic Device (PLD) serta mampu merealisasikannya</p> <p><i>Students are able to understand and explain the stages of designing a digital-based Programmable Logic Device (PLD) system and be able to realize it.</i></p>	<ul style="list-style-type: none"> <li>Mengetahui dan mampu menjelaskan mengenai <i>Programmable Logic Device (PLD) dan Hardware Description Language (HDL)</i></li> <li>Mampu menganalisa dan merancang sistem digital berbasis PLD (Tugas Tertulis)</li> <li><i>Know and be able to explain about Programmable Logic Device (PLD) and Hardware Description Language (HDL).</i></li> <li><i>Able to analyze and design PLD-based digital systems (Written Assignments).</i></li> </ul>	<b>Non-tes :</b> <b>Tugas 8:</b> <ul style="list-style-type: none"> <li>Mengerjakan soal mengenai analisa dan perancangan sistem digital berbasis PLD (Tugas Tertulis).</li> </ul> <b>Praktikum 4:</b> <ul style="list-style-type: none"> <li>Perancangan sistem digital berbasis PLD</li> </ul> <b>Non-test:</b> <b>Task 8:</b> <ul style="list-style-type: none"> <li><i>Solve questions regarding the analysis and design of a PLD-based digital system (Written Task).</i></li> </ul> <b>Lab work 4:</b> <ul style="list-style-type: none"> <li><i>PLD-based digital system design</i></li> </ul>	<ul style="list-style-type: none"> <li>Kuliah, diskusi dan tugas. [TM : 3 x (4 x 50" )] [BM : 3 x (4 x 50" )] [PT : 3 x (4 x 50" )]</li> <li><i>Lectures discussion and assignment.</i> [FF : 3 x (4 x 50" )] [SS : 3 x (4 x 50" )] [SA : 3 x ( 4 x 50" )]</li> </ul>	<ul style="list-style-type: none"> <li>Chatting dan diskusi dalam forum platform ITS</li> <li><i>Chat and discussion in ITS platform forum</i></li> </ul>	<ul style="list-style-type: none"> <li><i>Programmable Logic Device (PLD) dan Hardware Description Language (HDL) : SPLD, CPLD, FPGA, Programmable Logic software, VHDL</i></li> <li><i>Programmable Logic Device (PLD) and Hardware Description Language (HDL) : SPLD, CPLD, FPGA, Programmable Logic software, VHDL</i></li> </ul>	<b>Tugas 8 / Task 8: 2.5</b>  <b>Praktikum 4 / Lab work 4: 10</b>



16	<b>EVALUASI AKHIR SEMESTER</b> <b>FINAL-SEMESTER EXAM</b>	20
----	--	----

**TM**=Tatap Muka, **PT**=Penugasan Terstruktur, **BM**=Belajar Mandiri.  
**FF** = Face to Face, **SA** = Structured Assignment, **SS** = Self Study.

## II. Rencana Asesmen & Evaluasi (RAE)/ *Assessment & Evaluation Plan*

	<b>ASSESSMENT &amp; EVALUATION PLAN</b> <b>BACHELOR DEGREE PROGRAM OF BIOMEDICAL ENGINEERING - FTEIC ITS</b> <b>Course : Digital Techniques and Laboratory</b>		<b>RA&amp;E</b>
			Write Doc Code
<b>Kode/code:</b> <b>EW184405</b>	<b>Bobot sks/credits (T/P): 4/0</b>	<b>Rumpun MK: Biomedical Instrumentation and Signal Processing</b> <b>Course Cluster: Biomedical Instrumentation and Signal Processing</b>	Smt: IV
<b>OTORISASI AUTHORIZATION</b>	<b>Penyusun RA &amp; E Compiler A&amp;EP</b>  <b>Dr. Tri Arief Sardjono, S.T., M.T.</b>	<b>Koordinator RMK Course Cluster Coordinator</b>  <b>Dr. Rachmad Setiawan, S.T., M.T.</b>	<b>Ka DEP Head of DEP</b>  <b>Dr. Achmad Arifin, S.T., M.Eng.</b>

Mg ke/ Week (1)	Sub CP-MK / Lesson Learning Outcomes (LLO) (2)	Bentuk Asesmen (Penilaian) Form of Assessment (3)	Bobot / Load (%) (4)
1,2	<b>Sub CP-MK 1:</b> Mahasiswa mampu memahami dan menjelaskan teori dasar sistem elektronika digital seperti perbedaan antara sistem analog dan sistem digital, sistem bilangan dan sistem pengkodean.  <b>LLO 1:</b> <i>Students are able to understand and explain basic theories of digital electronic systems such as the difference between analog systems and digital systems, number systems and coding systems..</i>	<b>Non-tes:</b> <b>Tugas 1</b> Mengerjakan soal perhitungan mengenai konversi bilangan, aritmatika biner, komplemen bilangan biner, bilangan bertanda dan operasinya, dan sistem pengkodean (Tugas Tertulis)  <b>Tes:</b> ETS Soal 1 (6% dari ETS 20%)  <b>Non-Test</b> <b>Task 1:</b> <i>Doing calculation problems about number conversion, binary arithmetic, binary number complement, marked numbers and their operations, and coding systems (Written Tasks)</i>  <b>Test:</b> Question 1 in Mid Exam (6% of Mid Exam 20%)	Tugas 1 / Task 1: 2.5

3-5	<p><b>Sub CP-MK 2:</b> Mahasiswa mampu memahami dan menjelaskan tentang gerbang logika, aljabar boolean, penyederhanaan persamaan logika serta mampu melakukan eksperimen berkaitan dengan rangkaian dasar gerbang logika.</p> <p><b>LLO 2:</b> <i>Students are able to understand and explain about logic gates, Boolean algebra, simplification of logic equations and be able to do experiments related to basic logic gate circuits.</i></p>	<p><b>Non-tes :</b> <b>Tugas 2:</b> Mengerjakan soal perhitungan mengenai gerbang logika dan analisa rangkaian logika dasar, penyederhanaan persamaan logika (Tugas Tertulis)</p> <p><b>Praktikum 1:</b> Operasi gerbang logika dasar dan rangkaian logika dasar</p> <p><b>Tes :</b> ETS Soal 2 (7% dari ETS 20%)</p> <p><b>Non-test:</b> <b>Task 2:</b> <i>Solve calculation problems regarding logic gates and analysis of basic logic circuits, simplification of logic equations (Written Tasks)</i></p> <p><b>Lab Work 1:</b> <i>Basic logic gate operations and basic logic circuits..</i></p> <p><b>Test:</b></p> <ul style="list-style-type: none"> <li>• Question 2 in Mid Exam (7% of Mid Exam 20%)</li> </ul>	<p>Tugas 2 / Task 2: 2.5</p> <p>Praktikum 1 / Lab Work 1: 10</p>
6, 7, 9	<p><b>Sub CP-MK 3:</b> Mahasiswa mampu memahami, menjelaskan, merancang dan menganalisa rangkaian logika kombinasional serta mampu melakukan eksperimen berkaitan dengan rangkaian logika kombinasional.</p> <p><b>LLO 3:</b> <i>Students are able to understand, explain, design and analyze a combination of combinational logic and are able to</i></p>	<p><b>Non-Tes:</b> <b>Tugas 4</b> Mengerjakan soal perhitungan mengenai analisa dan perancangan rangkaian kombinasional dasar (Tugas Tertulis)</p> <p><b>Tugas 5:</b> Mengerjakan soal perhitungan mengenai analisa dan perancangan rangkaian fungsi logika kombinasional dan aplikasinya (Tugas Tertulis)</p> <p><b>Praktikum 2:</b> Rangkaian kombinasional dan penyederhanaan rangkaian kombinasional</p> <p><b>Tes :</b> ETS Soal 3 (7% dari ETS 20%)</p> <p><b>Non-test:</b> <b>Task 4:</b></p>	<p>Tugas 4 / Task 4: 2.5</p> <p>Tugas 5 / Task 5: 2.5</p> <p>Praktikum 2 / Lab work 2: 10</p>

	<i>experiment with a combination of combinational logic.</i>	<p><i>Solve calculation problems regarding the analysis and design of basic combinational circuits (Written task)</i></p> <p><b>Task 5:</b> <i>Solve calculation problems regarding the analysis and design of a series of combinational logic functions and their applications (written task)</i></p> <p><b>Lab Work 2:</b> <i>Combinational circuits and combinational circuit simplification</i></p> <p><b>Test:</b> <i>Question 3 in Mid Exam (7% of Mid Exam 20%)</i></p>	
8	<p><b>Evaluasi Tengah Semester</b></p> <p><b>Mid Exam</b></p>	<p><b>Tes:</b> Ujian Tulis/Ujian Daring</p> <p><b>Test:</b> <i>Writing Exams / Online Exams</i></p>	20
10-12	<p><b>Sub CP-MK 4:</b> Mahasiswa mampu memahami, menjelaskan, merancang dan menganalisa rangkaian logika sekuensial serta mampu melakukan eksperimen berkaitan dengan rangkaian logika sekuensial.</p> <p><b>LLO 4:</b> <i>Students are able to understand, explain, design and analyze sequential logic circuits and be able to do experiments related to sequential logic circuits.</i></p>	<p><b>Non tes:</b></p> <p><b>Tugas 6:</b> Mengerjakan soal perhitungan mengenai analisa dan perancangan rangkaian bistable, rangkaian monostable (one shot), rangkaian astable, latch, flip-flop, register, counter serta mencari contoh aplikasinya (Tugas Tertulis)</p> <p><b>Tugas 7:</b> Mengerjakan soal perhitungan mengenai analisa dan perancangan sistem digital menggunakan FSM (Tugas Tertulis)</p> <p><b>Praktikum 3:</b> Rangkaian sekuensial.</p> <p><b>Tes :</b> EAS Soal 1 (10% dari EAS 20%)</p> <p><b>Non-test:</b></p> <p><b>Task 6:</b> <i>Solve calculation problems regarding the analysis and design of bistable circuits, monostable circuits (one shot), astable circuits, latches, flip-flops, registers, counters and looking for examples of their application (Written task)</i></p> <p><b>Task 7:</b> <i>Solve calculation problems regarding digital system analysis and design using FSM (Written task)</i></p>	<p>Tugas 6 / Task 6: 2.5</p> <p>Tugas 7 / Task 7: 2.5</p> <p>Praktikum 3 / Lab work 3: 10</p>

		<p><b>Lab work 3:</b> <i>Sequential circuit</i></p> <p><b>Test:</b> <i>Question 1 in Final Exam (10% of Mid Exam 20%)</i></p>	
13-15	<p><b>Sub CP-MK 5:</b> Mahasiswa mampu memahami dan menjelaskan tahapan perancangan sistem digital berbasis Programmable Logic Device (PLD) serta mampu merealisasikannya.</p> <p><b>LLO 5:</b> <i>Students are able to understand and explain the stages of designing a digital-based Programmable Logic Device (PLD) system and be able to realize it.</i></p>	<p><b>Non-tes :</b> <b>Tugas 8:</b> Mengerjakan soal mengenai analisa dan perancangan sistem digital berbasis PLD (Tugas Tertulis).</p> <p><b>Praktikum 4:</b> Perancangan sistem digital berbasis PLD</p> <p><b>Tes :</b> EAS Soal 2 (17.5% dari EAS 35%)</p> <p><b>Non-test:</b> <b>Task 8:</b> <i>Solve questions regarding the analysis and design of a PLD-based digital system (Written Task).</i></p> <p><b>Lab work 4:</b> <i>PLD-based digital system design</i></p> <p><b>Test:</b> <i>Question 2 in Final Exam (12.5% of Final Exam 20%)</i></p>	<p>Tugas 8 / <i>Task 8:</i> 2.5</p> <p>Praktikum 4 / <i>Lab work 4:</i> 10</p>
16	<p><b>Evaluasi Akhir</b></p> <p><b>Final Exam</b></p>	<p><b>Tes:</b> Ujian Tulis/Ujian Daring</p> <p><b>Test:</b> <i>Writing Exams / Online Exams</i></p>	20
<b>Total bobot penilaian Total assessment load</b>			<b>100%</b>

**Indikator Pencapaian CPL Pada MK / Indicator of PLO achievement charged to the course**

CPL yang dibebankan pada MK / PLO charged to the course	CPMK / Course Learning Outcome (CLO)	Minggu ke / Week	Bentuk Asesmen / Form of Assessment	Bobot / Load (%)	
CPL-02 / PLO-02	CPMK 1 / CLO 1	Week- 1-2	Task 1	2.5	
		Week- 8	Mid Exam question 1	6	
CPL-03 / PLO-03	CPMK 2 / CLO 2	Week- 3-5	Task 2	2.5	
			Lab Work 1	10	
		Week- 8	Mid Exam question 2	7	
	CPMK 3	Week- 6,7,9	Task 4	2.5	
			Task 5	2.5	
			Lab Work 2	10	
		Week- 8	Mid Exam question 3	7	
		CPMK 4	Week- 10-12	Task 6	2.5
				Task 7	2.5
				Lab Work 3	10
		Week- 16	Final Exam question 1	10	
CPL-05 / PLO-05	CPMK 5	Week- 13-15	Task 8	2.5	
			Lab Work 4	10	
		Week- 16	Final Exam question 2	12.5	
				<b>Σ = 100%</b>	

No	Form of Assessment	PLO-01	PLO-02	PLO-03	PLO-04	PLO-05	PLO-06	PLO-07	PLO-08	PLO-09	PLO-10	PLO-11	PLO-12	Total
1	Task 1		0.025											0.025
2	Task 2			0.025										0.025
3	Task 4			0.025										0.025

4	<i>Task 5</i>			0.025										<b>0.025</b>
5	<i>Task 6</i>			0.025										<b>0.025</b>
6	<i>Task 7</i>			0.025										<b>0.025</b>
7	<i>Task 8</i>					0.025								<b>0.025</b>
8	<i>Lab work 1</i>			0.1										<b>0.1</b>
9	<i>Lab work 2</i>			0.1										<b>0.1</b>
10	<i>Lab work 3</i>			0.1										<b>0.1</b>
11	<i>Lab work 4</i>					0.1								<b>0.1</b>
12	<i>Mid Exam</i>		0.06	0.14										<b>0.2</b>
13	<i>Final Exam</i>			0.1		0.125								<b>0.225</b>
	<i>Total</i>		0.085	0.665		0.25								<b>1</b>