



Bachelor Degree Program Department of Biomedical Engineering

Faculty of Intelligent Electrical Technology and Informatics
Institut Teknologi Sepuluh Nopember



MODULE HANDBOOK
Digital Techniques and Laboratory
DEPARTMENT OF BIOMEDICAL ENGINEERING
INSTITUT TEKNOLOGI SEPULUH NOPEMBER
Number : 6838/IT2.IX.5.1.2/B/PP.03.00.00/2023

ENDORSEMENT PAGE

Proses <i>Process</i>	Penanggung Jawab <i>Person in Charge</i>			Tanggal <i>Date</i>
	Nama <i>Name</i>	Jabatan <i>Position</i>	Tandatangan <i>Signature</i>	
Perumus <i>Preparation</i>	Dr. Tri Arief Sardjono, S.T., M.T.	Dosen <i>Lecturer</i>		November 18, 2022
Pemeriksa dan Pengendalian <i>Review and Control</i>	Ir. Josaphat Pramudijanto, M.Eng.	Tim kurikulum <i>Curriculum team</i>		November 20, 2022
Persetujuan <i>Approval</i>	Dr. Rachmad Setiawan, S.T., M.T.	Koordinator RMK <i>Course Cluster Coordinator</i>		April 13, 2023
Penetapan <i>Determination</i>	Dr. Achmad Arifin, S.T., M.Eng.	Kepala Departemen <i>Head of Department</i>		April 17, 2023

MODULE HANDBOOK

DIGITAL TECHNIQUES AND LABORATORY

Module name	Digital Techniques and Laboratory	
Module level	Undergraduate	
Code	EB184405	
Course (if applicable)	Digital Techniques and Laboratory	
Semester	Fourth Semester (Even)	
Person responsible for the module	Dr. Tri Arief Sardjono, S.T., M.T.	
Lecturer	Dr. Tri Arief Sardjono, S.T., M.T. Prof. Dr. Ir. Mohammad Nuh, DEA Dr. Rachmad Setiawan S.T., M.T. Dr. Norma Hermawan, S.T., M.T., M.Sc. Muhammad Yazid, B.Eng., M.Eng. Eko Agus Suprayitno, S.Si., M.T. Fauzan Arrofiqi, S.T., M.T., Ph.D. Dosen Tekkom	
Language	Bahasa Indonesia and English	
Relation to curriculum	Undergraduate degree program, mandatory , 4 th semester	
Type of teaching, contact hours	Lectures, <60 students	
Workload	1. Lectures : 4 x 50 = 200 minutes per week. 2. Exercises and Assignments : 4 x 50 = 200 minutes per week. 3. Private learning : 4 x 50 = 240 minutes per week.	
Credit points	4 credit points (sks)	
Requirements according to the examination regulations	A student must have attended at least 75% of the lectures to sit in the exams.	
Mandatory prerequisites	-	
Learning outcomes and their corresponding PLOs	Course Learning Outcome (CLO) after completing this module, CLO 1: Students are able to understand and explain basic theories of digital electronic systems such as the difference between analog systems and digital systems, number systems and coding systems.	PLO-05 PLO-06

	CLO 2: Students are able to understand and explain about logic gates, Boolean algebra, simplification of logic equations and be able to do experiments related to basic logic gate circuits. CLO 3: Students are able to understand, explain, and analyze combinational logic and be able to do experiment with combinational logic sequences. CLO 4: Students are able to understand, explain, explain, and analyze sequential logic and be able to do experiment with sequential logic circuits. CLO 5: Students are able to understand and explain the stages of designing a digital-based Programmable Logic Device (PLD) system and be able to realize it. CLO 6: Practicum and Laboratory	PLO-06 PLO-06 PLO-08 PLO-06
Content	This course is a mandatory course that discuss the basic science of digital system both in theory and practice. This course aims to make students understand about number system theory, logic gates, combinational circuits, multivibrator circuits, sequential circuits, and programmable logic devices and their applications. In addition, this course also aims to allow students to experiment on the theory that has been studied and understood, so that students can be trained and skilled in performing analysis, designing digital systems and using tools or tools with the correct procedures. With the understanding of theory and skills in the laboratory, students are expected to be able to apply it especially to biomedical disciplines.	
Study and examination requirements and forms of examination	● In-class exercises ● Assignment 1, 2, 4, 5, 6, 7, 8 ● Lab work 1, 2, 3, 4 ● Mid-term examination ● Final examination	
Media employed	LCD, whiteboard, websites (myITS Classroom), zoom.	
Reading list	Main: 1. S John F. Wakerly, "Digital Design : Principles & Practices 3rd Edition", Prentice Hall, 1999. 2. David M., H., and Sarah L. Harris, "Digital Design and Computer Architecture 1st Edition", Elsevier Inc, 2007. 3. Richard F. T, "Engineering Digital Design Second Edition", Academic Press, 2000. 4. Bob Zeidman, "Designing with FPGAs and CPLDs", Elsevier, 2002.	

	5. Kevin Skahill, "VHDL for Programmable Logic", Addison Wesley, 1996
--	---

I. Rencana Pembelajaran Semester / Semester Learning Plan

	INSTITUT TEKNOLOGI SEPULUH NOPEMBER (ITS) FAKULTAS TEKNOLOGI ELEKTRO DAN INFORMATIKA CERDAS DEPARTEMEN TEKNIK BIOMEDIK					Kode Dokumen
RENCANA PEMBELAJARAN SEMESTER						
MATA KULIAH (MK) COURSE	KODE CODE	Rumpun MK Course Cluster	BOBOT (sks) Credits		SEMESTER	Tgl Penyusunan Compilation Date
Digital Techniques and Laboratory	EB184405	Biomedical Instrumentation and Signal Processing	T=4	P=0	IV	15 Juni 2020
OTORISASI / PENGESAHAN AUTHORIZATION / ENDORSEMENT	Dosen Pengembang RPS Developer Lecturer of Semester Learning Plan		Koordinator RMK Course Cluster Coordinator		Ka DEPARTEMEN Head of Department	
	(Dr. Tri Arief Sardjono, S.T., M.T.)		(Dr. Rachmad Setiawan, S.T., M.T.)		(Dr. Achmad Arifin, S.T., M.Eng.)	
Capaian Pembelajaran Learning Outcomes	CPL-PRODI yang dibebankan pada MK PLO Program Charged to The Course					
	CPL-05 PLO-05	Mampu menemukan, memahami, menjelaskan, merumuskan, dan menyelesaikan permasalahan umum pada bidang Teknik dan permasalahan khusus pada bidang Teknik Biomedika yang meliputi instrumentasi biomedika cerdas, teknik rehabilitasi medika, pencitraan dan pengolahan citra medika, serta informatika medika. Able to find, understand, explain, formulate, and solve general problems in the field of Engineering and special problems in the field of Biomedical Engineering which includes intelligent biomedical instrumentation, medical rehabilitation techniques, imaging and processing of medical images, and medical informatics.				
	CPL-06	Mampu merancang dan melaksanakan eksperimen laboratorium dan/atau lapangan, menganalisa dan menginterpretasi data, serta menggunakan penilaian yang obyektif untuk menarik kesimpulan.				

	PLO-06	<i>Able to design and implement laboratory experiment and / or field experiments, analyze and interpret data, and use objective assessments to draw conclusions.</i>
	CPL-08	Mampu mendesain komponen, sistem, dan proses dalam bidang Teknik Biomedika yang sistematis, logis, dan realistis sesuai dengan spesifikasi yang ditentukan dengan mempertimbangkan aspek keselamatan, sosial, budaya, lingkungan, dan ekonomi dengan mengenali/memanfaatkan sumber daya lokal dan nasional dengan wawasan global.
	PLO-08	<i>Able to design components, systems, and processes in the field of Biomedical Engineering that are systematic, logical, and realistic appropriate with specified specifications by considering aspects of safety, social, cultural, environmental, and economic by recognizing / utilizing local and national resources with global insight.</i>
Capaian Pembelajaran Mata Kuliah (CPMK) – Bila CP MK sebagai kemampuan pada tiap tahap pembelajaran CP MK = Sub CP MK Course Learning Outcome (CLO) - If CLO as description capability of each Learning Stage in the course, then CLO = LLO		
	CP MK 1 CLO 1	Mahasiswa mampu memahami dan menjelaskan teori dasar sistem elektronika digital seperti perbedaan antara sistem analog dan sistem digital, sistem bilangan dan sistem pengkodean. <i>Students are able to understand and explain basic theories of digital electronic systems such as the difference between analog systems and digital systems, number systems and coding systems.</i>
	CP MK 2 CLO 2	Mahasiswa mampu memahami dan menjelaskan tentang gerbang logika, aljabar boolean, penyederhanaan persamaan logika serta mampu melakukan eksperimen berkaitan dengan rangkaian dasar gerbang logika. <i>Students are able to understand and explain about logic gates, Boolean algebra, simplification of logic equations and be able to do experiments related to basic logic gate circuits.</i>
	CP MK 3 CLO 3	Mahasiswa mampu memahami, menjelaskan, merancang dan menganalisa rangkaian logika kombinasional serta mampu melakukan eksperimen berkaitan dengan rangkaian logika kombinasional. <i>Students are able to understand, explain, design and analyze a combination of combinational logic and are able to experiment with a combination of combinational logic.</i>
	CP MK 4 CLO 4	Mahasiswa mampu memahami, menjelaskan, merancang dan menganalisa rangkaian logika sekuensial serta mampu melakukan eksperimen berkaitan dengan rangkaian logika sekuensial. <i>Students are able to understand, explain, design and analyze sequential logic circuits and be able to do experiments related to sequential logic circuits.</i>

	CP MK 5 CLO 5	Mahasiswa mampu memahami dan menjelaskan tahapan perancangan sistem berbasis digital <i>Programmable Logic Device</i> (PLD) serta mampu merealisasikannya. <i>Students are able to understand and explain the stages of designing a digital-based Programmable Logic Device (PLD) system and be able to realize it.</i>																																																																																																						
	CP MK 6 CLO 6	Praktikum dan Laboratorium <i>Practicum and Laboratory</i>																																																																																																						
Peta CPL – CP MK Map of PLO - CLO	<table><tr><td></td><td>CPL-01</td><td>CPL-02</td><td>CPL-03</td><td>CPL-04</td><td>CPL-05</td><td>CPL-06</td><td>CPL-07</td><td>CPL-08</td><td>CPL-09</td><td>CPL-10</td><td>CPL-11</td><td>CPL-12</td></tr><tr><td>CPMK 1 / SUB CPMK 1 <i>CLO 1 / LLO 1</i></td><td></td><td></td><td></td><td></td><td>✓</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>CPMK 2 / SUB CPMK 2 <i>CLO 2 / LLO 2</i></td><td></td><td></td><td></td><td></td><td></td><td>✓</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>CPMK 3 / SUB CPMK 3 <i>CLO 3 / LLO 3</i></td><td></td><td></td><td></td><td></td><td></td><td>✓</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>CPMK 4 / SUB CPMK 4 <i>CLO 4 / LLO 4</i></td><td></td><td></td><td></td><td></td><td></td><td>✓</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>CPMK 5 / SUB CPMK 5 <i>CLO 5 / LLO 5</i></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>✓</td><td></td><td></td><td></td><td></td></tr><tr><td>CPMK 6 / SUB CPMK 6 <i>CLO 5 / LLO 6</i></td><td></td><td></td><td></td><td></td><td></td><td>✓</td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>														CPL-01	CPL-02	CPL-03	CPL-04	CPL-05	CPL-06	CPL-07	CPL-08	CPL-09	CPL-10	CPL-11	CPL-12	CPMK 1 / SUB CPMK 1 <i>CLO 1 / LLO 1</i>					✓								CPMK 2 / SUB CPMK 2 <i>CLO 2 / LLO 2</i>						✓							CPMK 3 / SUB CPMK 3 <i>CLO 3 / LLO 3</i>						✓							CPMK 4 / SUB CPMK 4 <i>CLO 4 / LLO 4</i>						✓							CPMK 5 / SUB CPMK 5 <i>CLO 5 / LLO 5</i>								✓					CPMK 6 / SUB CPMK 6 <i>CLO 5 / LLO 6</i>						✓						
	CPL-01	CPL-02	CPL-03	CPL-04	CPL-05	CPL-06	CPL-07	CPL-08	CPL-09	CPL-10	CPL-11	CPL-12																																																																																												
CPMK 1 / SUB CPMK 1 <i>CLO 1 / LLO 1</i>					✓																																																																																																			
CPMK 2 / SUB CPMK 2 <i>CLO 2 / LLO 2</i>						✓																																																																																																		
CPMK 3 / SUB CPMK 3 <i>CLO 3 / LLO 3</i>						✓																																																																																																		
CPMK 4 / SUB CPMK 4 <i>CLO 4 / LLO 4</i>						✓																																																																																																		
CPMK 5 / SUB CPMK 5 <i>CLO 5 / LLO 5</i>								✓																																																																																																
CPMK 6 / SUB CPMK 6 <i>CLO 5 / LLO 6</i>						✓																																																																																																		
Diskripsi Singkat MK Short Description of Course	Mata kuliah Teknik Digital dan Laboratorium merupakan mata kuliah wajib yang membahas ilmu dasar sistem digital baik secara teori maupun praktek. Mata kuliah ini bertujuan agar mahasiswa memahami tentang teori sistem bilangan, gerbang logika, rangkaian kombinasional, rangkaian multivibrator, rangkaian sekuensial, dan programmable logic device serta aplikasinya. Selain itu, mata kuliah ini juga bertujuan agar mahasiswa mampu melakukan eksperimen mengenai teori yang sudah dipelajari dan dipahami, sehingga mahasiswa bisa terlatih dan terampil dalam melakukan analisa, perancangan sistem digital serta menggunakan peralatan atau tools dengan prosedur yang benar. Dengan pemahaman teori dan keterampilan dalam laboratorium tersebut, mahasiswa diharapkan mampu menerapkannya terutama pada disiplin ilmu biomedik. <i>This course is a mandatory course that discuss the basic science of digital system both in theoru and practice. This course aims to make students understand about number system theory, logic gates, combinational circuits, multivibrator circuits, sequential circuits, and programmable logic</i>																																																																																																							

	<i>devices and their applications. In addition, this course also aims to allow students to experiment on the theory that has been studied and understood, so that students can be trained and skilled in performing analysis, designing digital systems and using tools or tools with the correct procedures. With the understanding of theory and skills in the laboratory, students are expected to be able to apply it especially to biomedical disciplines.</i>				
Bahan Kajian: Materi pembelajaran Course Materials:	1. Sistem Bilangan / <i>Number System</i> 2. Gerbang Logika / <i>Logic Gate</i> 3. Rangkaian Kombinasional / <i>Combinational Circuits</i> 4. Penyederhanaan Rangkaian Kombinasional / <i>Simplification of Combinational Circuits</i> 5. Multivibrator/ <i>Multivibrator</i> 6. Rangkaian Sekuensial / <i>Sequential Circuits</i> 7. Bahasa Deskripsi Hardware / <i>Hardware Description Language</i>				
Pustaka References	Utama / Main: 1. S John F. Wakerly, "Digital Design : Principles & Practices 3rd Edition", Prentice Hall, 1999. 2. David M., H., and Sarah L. Harris, "Digital Design and Computer Architecture 1st Edition", Elsevier Inc, 2007. 3. Richard F. T, "Engineering Digital Design Second Edition", Academic Press, 2000. 4. Bob Zeidman, "Designing with FPGAs and CPLDs", Elsevier, 2002. 5. Kevin Skahill, "VHDL for Programmable Logic", Addison Wesley, 1996				
Dosen Pengampu Lecturers	Dr. Tri Arief Sardjono, S.T., M.T. Prof. Dr. Ir. Mohammad Nuh, DEA Dr. Rachmad Setiawan S.T., M.T. Dr. Norma Hermawan, S.T., M.T., M.Sc. Muhammad Yazid, B.Eng., M.Eng. Eko Agus Suprayitno, S.Si., M.T. Fauzan Arrofiqi, S.T., M.T., Ph.D. Dosen Tekkom				
Matakuliah syarat Prerequisite	-				
Mg Ke/ Week	Kemampuan akhir tiap tahapan belajar (Sub-CPMK) /	Penilaian / <i>Assessment</i>	Bantuk Pembelajaran; Metode Pembelajaran; Penugasan Mahasiswa;	Materi Pembelajaran [Pustaka] / <i>Learning Material</i>	Bobot Penilaian /Assess-

	<i>Final ability of each learning stage (LLO)</i>	<i>Indikator / Indicator</i>	<i>Kriteria & Teknik/ Criteria & Techniques</i>	<i>[Estimasi Waktu] / Form of Learning; Learning Method; Student Assignment; [Estimated Time]</i>		<i>[Reference]</i>	<i>ment Load (%)</i>
(1)	(2)	(3)	(4)	Tatap Muka / In-class (5)	Daring / Online (6)	(7)	(8)
1,2	Mahasiswa mampu memahami dan menjelaskan teori dasar sistem elektronika digital seperti perbedaan antara sistem analog dan sistem digital, sistem bilangan dan sistem pengkodean <i>Students are able to understand and explain basic theories of digital electronic systems such as the difference between analog systems and digital systems, number systems and coding systems.</i>	- Memahami dan mampu menjelaskan teori dasar teknik digital - Memahami dan mampu menjelaskan sistem bilangan dan sistem pengkodean - Mampu menghitung konversi bilangan, aritmatika biner, komplemen bilangan biner, bilangan bertanda dan operasinya, dan sistem pengkodean. <i>Understand and able to explain about the basic theory of digital technique</i> <i>Understand and able to explain about number systems and coding system</i>	Non-Tes Tugas 1: - Mengerjakan soal perhitungan mengenai konversi bilangan, aritmatika biner, komplemen bilangan biner, bilangan bertanda dan operasinya, dan sistem pengkodean (Tugas Tertulis) Non-Test Task 1: <i>Doing calculation problems about number conversion, binary arithmetic,</i>	- Kuliah, diskusi dan tugas. [TM : 2 x (4 x 50'')] [BM : 2 x (4 x 50'')] [PT : 2 x (4 x 50'')] <i>Lectures discussion and assignment.</i> [FF : 2 x (4 x 50'')] [SS : 2 x (4 x 50'')] [SA : 2 x (4 x 50'')]	- Chatting dan diskusi dalam forum platform ITS. <i>Chat and discussion in ITS platform forum</i>	- Pengenalan teknik digital : kuantitas digital dan analog, binary digit, level logika, digital waveform, pengenalan fungsi logika dasar. - Sistem bilangan dan sistem pengkodean : bilangan decimal dan biner, konversi desimal ke biner, aritmatika biner, komplemen bilangan biner, bilangan bertanda dan operasinya, bilangan heksadesimal dan octal, binary code decimal (BCD),	Tugas 1 / Task 1: 2.5

		• <i>Able to calculate the conversion of numbers, binary arithmetic, binary number complement, marked numbers and their operations, and coding systems.</i>	<i>binary number complement, marked numbers and their operations, and coding systems (Written Tasks)</i>			digital codes, error codes • <i>Introduction to digital techniques: digital and analog values, binary digits, logic level, digital waveform, introduction of basic logic functions.</i> • <i>Number systems and coding systems: decimal and binary numbers, decimal to binary conversion, binary arithmetic, binary number complement, marked numbers and their operations, hexadecimal and octal numbers, binary code decimal (BCD),</i>	
--	--	---	--	--	--	---	--

						<i>digital codes, error codes.</i>	
3-5	Mahasiswa mampu memahami dan menjelaskan tentang gerbang logika, aljabar boolean, penyederhanaan persamaan logika serta mampu melakukan eksperimen berkaitan dengan rangkaian dasar gerbang logika <i>Students are able to understand and explain about logic gates, Boolean algebra, simplification of logic equations and be able to do experiments related to basic logic gate circuits.</i>	- Memahami dan mampu menjelaskan mengenai gerbang logika dan aljabar Boolean. - Mampu menyelesaikan perhitungan gerbang logika - Mampu menganalisa rangkaian logika <i>Understand and be able to explain logic gates and Boolean algebra.</i> <i>Able to solve logic gate calculations.</i> <i>Able to analyze logic circuits.</i>	Non-tes : Tugas 2: - Mengerjakan soal perhitungan mengenai gerbang logika dan analisa rangkaian logika dasar, penyederhanaan persamaan logika (Tugas Tertulis) Praktikum 1: - Operasi gerbang logika dasar dan rangkaian logika dasar Non-test: Task 2: <i>Solve calculation problems regarding logic gates and analysis of basic logic circuits, simplification of</i>	- Kuliah, diskusi dan tugas. [TM : 3 x (4 x 50")] [BM : 3 x (4 x 50")] [PT : 3 x (4 x 50")] <i>Lectures discussion and assignment.</i> [FF : 3 x (4 x 50")] [SS : 3 x (4 x 50")] [SA :3 x (4 x 50")]	- Chatting dan diskusi dalam forum platform ITS <i>Chat and discussion in ITS platform forum</i>	- Gerbang logika dan aljabar boolean: inverter, gerbang AND, OR, NAND, NOR, XOR, XNOR, fixed-function logic gates, operasi dan ekspresi Boolean, hukum dan aturan aljabar Boolean, teorema DeMorgan's, analisa Boolean pada rangkaian logika, bentuk standar dari ekspresi Boolean, ekspresi Boolean dan truth tables, karnaugh map (K-Map), SOP, POS <i>Logic gates and boolean algebra: inverters, AND, OR, NAND, NOR, XOR, XNOR gates, fixed-function</i>	Tugas 2 / Task 2: 2.5 Praktikum 1 / Lab Work 1: 10

			<i>logic equations (Written Tasks)</i> Lab Work 1: Basic logic gate operations and basic logic circuits.			<i>logic gates, Boolean operations and expressions, laws and rules of Boolean algebra, DeMorgan's theorem, Boolean analysis of logic circuits, standard form of Boolean expressions, Boolean expressions and truth tables, karnaugh map (K-Map), SOP, POS</i>	
6, 7, 9	Mahasiswa mampu memahami, menjelaskan, merancang dan menganalisa rangkaian logika kombinasional serta mampu melakukan eksperimen berkaitan dengan rangkaian logika kombinasional <i>Students are able to understand, explain, design and analyze a combination of combinational logic and are able to experiment with a</i>	- Mengetahui dan mampu menjelaskan rangkaian logika kombinasional dan rangkaian fungsi logika kombinasional - Mampu menyelesaikan perhitungan mengenai analisa dan perancangan rangkaian kombinasional	Non-Tes: Tugas 4 - Mengerjakan soal perhitungan mengenai analisa dan perancangan rangkaian kombinasional dasar (Tugas Tertulis) Tugas 5: - Mengerjakan soal perhitungan mengenai analisa	- Kuliah, diskusi dan tugas. [TM : 3 x (4 x 50")] [BM : 3 x (4 x 50")] [PT : 3 x (4 x 50")] - Lectures discussion and assignment. [FF : 3 x (4 x 50")]	- Chatting dan diskusi dalam forum platform ITS - Chat and discussion in ITS platform forum	- Rangkaian logika kombinasional : rangkaian dasar dan implementasi, gerbang universal (NAND dan NOR) dan implementasi, analisa rangkaian menggunakan timing diagram - Rangkaian fungsi logika kombinasional (decoder, encoder,	Tugas 4 / Task 4: 2.5 Tugas 5 / Task 5: 2.5 Praktikum 2 / Lab work 2: 10

	combination of combinational logic	• Mampu menyelesaikan perhitungan mengenai analisa dan perancangan rangkaian fungsi logika kombinasional • <i>Know and be able to explain a series of combinational logic and a series of functions of combinational logic.</i> • <i>Able to solve calculations on combinational network analysis and designing.</i> • <i>Able to solve calculations on the analysis and design a combination of combinational logic functions</i>	dan perancangan rangkaian fungsi logika kombinasional dan aplikasinya (Tugas Tertulis) Praktikum 2: • Rangkaian kombinasional dan penyederhanaan rangkaian kombinasional Non-test: Task 4: • <i>Solve calculation problems regarding the analysis and design of basic combinational circuits (Written task)</i> Task 5: • <i>Solve calculation problems regarding the analysis and design of a series</i>	<i>[SS : 3 x (4 x 50")]</i> <i>[SA :3 x (4 x 50")]</i>		multiplexer, demultiplexer, parity circuit, comparator, adder (H/A dan F/A), Arithmetic Logic Unit (ALU), multiplier) • Contoh aplikasi yang lain • <i>Combinational logic circuits: basic circuits and implementations, universal gates (NAND and NOR) and implementations, circuit analysis using timing diagrams</i> • <i>Combinational logic function circuit (decoder, encoder, multiplexer, demultiplexer, parity circuit, comparator, adder (H / A and F / A), Arithmetic Logic Unit (ALU), multiplier)</i>	
--	------------------------------------	---	--	---	--	---	--

			<i>of combinational logic functions and their applications (written task)</i> Lab Work 2: Combinational circuits and combinational circuit simplification			Other application example	
8	EVALUASI TENGAH SEMESTER MID-SEMESTER EXAM						20
10-12	Mahasiswa mampu memahami, menjelaskan, merancang dan menganalisa rangkaian logika sekuensial serta mampu melakukan eksperimen berkaitan dengan rangkaian logika sekuensial. <i>Students are able to understand, explain, design and analyze sequential logic circuits and be able to do experiments related to sequential logic circuits</i>	- Mampu melakukan perhitungan, merancang dan menganalisa rangkaian bistable, rangkaian monostable (one shot), rangkaian astable. - Mampu melakukan perhitungan, merancang dan menganalisa Latch, flip-flop, register, counter. - Mampu melakukan perhitungan, merancang dan	Non tes: Tugas 6: Mengerjakan soal perhitungan mengenai analisa dan perancangan rangkaian bistable, rangkaian monostable (one shot), rangkaian astable, latch, flip-flop, register, counter serta mencari contoh aplikasinya (Tugas Tertulis)	- Kuliah, diskusi dan tugas. [TM : 3 x (4 x 50")] [BM : 3 x (4 x 50")] [PT : 3 x (4 x 50")] - Lectures discussion and assignment. [FF : 3 x (4 x 50")] [SS : 3 x (4 x 50")]	- Chatting dan diskusi dalam forum platform ITS - Chat and discussion in ITS platform forum	- Rangkaian bistable, rangkaian monostable (one shot), rangkaian astable - Latch, flip-flop, register, counter - finite state machine (FSM) : perancangan dan analisa sistem digital menggunakan FSM) - Contoh aplikasi yang lain	Tugas 6 / Task 6: 2.5 Tugas 7 / Task 7: 2.5 Praktikum 3 / Lab work 3: 10

		menganalisa sistem digital menggunakan FSM. • <i>Able to solve calculations, design and analyze bistable circuits, monostable circuits (one shot), astable circuits.</i> • <i>Able to solve calculations, design and analyze Latch, flip-flops, registers, counters.</i> • <i>Able to solve calculations, design and analyze digital systems using FSM.</i>	Tugas 7: • Mengerjakan soal perhitungan mengenai analisa dan perancangan sistem digital menggunakan FSM (Tugas Tertulis) Praktikum 3: • Rangkaian sekuensial Non-test: Task 6: • <i>Solve calculation problems regarding the analysis and design of bistable circuits, monostable circuits (one shot), astable circuits, latches, flip-flops, registers, counters and looking for examples of their</i>	<i>[SA :3 x (4 x 50")]</i>		• <i>Bistable circuit, monostable circuit (one shot), astable circuit</i> • <i>Latch, flip-flop, register, counter</i> • <i>finite state machine (FSM): design and analysis of digital systems using FSM)</i> • <i>Other application examples</i>	
--	--	--	---	-------------------------------------	--	--	--

			<i>application (Written task)</i> Task 7: • Solve calculation problems regarding digital system analysis and design using FSM (Written task) Lab work 3: • Sequential circuit				
13-14	Mahasiswa mampu memahami dan menjelaskan tahapan perancangan sistem digital berbasis Programmable Logic Device (PLD) serta mampu merealisasikannya <i>Students are able to understand and explain the stages of designing a digital-based Programmable Logic Device (PLD) system and be able to realize it.</i>	• Mengetahui dan mampu menjelaskan mengenai <i>Programmable Logic Device (PLD) dan Hardware Description Language (HDL)</i> • Mampu menganalisa dan merancang sistem digital berbasis PLD (Tugas Tertulis) • Know and be able to explain about <i>Programmable Logic Device (PLD) and Hardware Description Language (HDL)</i>.	Non-tes : Tugas 8: • Mengerjakan soal mengenai analisa dan perancangan sistem digital berbasis PLD (Tugas Tertulis). Praktikum 4: • Perancangan sistem digital berbasis PLD Non-test: Task 8:	• Kuliah, diskusi dan tugas. [TM : 3 x (4 x 50")] [BM : 3 x (4 x 50")] [PT : 3 x (4 x 50")] • Lectures discussion and assignment. [FF : 3 x (4 x 50")] [SS : 3 x (4 x 50")] [SA : 3 x (4 x 50")]	• Chatting dan diskusi dalam forum platform ITS • Chat and discussion in ITS platform forum	• Programmable Logic Device (PLD) dan Hardware Description Language (HDL) : SPLD, CPLD, FPGA, Programmable Logic software, VHDL • Programmable Logic Device (PLD) and Hardware Description Language (HDL) : SPLD, CPLD, FPGA, Programmable	Tugas 8 / Task 8: 2.5 Praktikum 4 / Lab work 4: 10

		• <i>Able to analyze and design PLD-based digital systems (Written Assignments).</i>	• <i>Solve questions regarding the analysis and design of a PLD-based digital system (Written Task).</i> Lab work 4: • <i>PLD-based digital system design</i>			Logic software, VHDL	
15-16	EVALUASI AKHIR SEMESTER FINAL-SEMESTER EXAM						20

TM=Tatap Muka, **PT**=Penugasan Terstruktur, **BM**=Belajar Mandiri.
FF = Face to Face, **SA** = Structured Assignment, **SS** = Self Study.

II. Rencana Asesmen & Evaluasi (RAE)/ *Assessment & Evaluation Plan*

	ASSESSMENT & EVALUATION PLAN BACHELOR DEGREE PROGRAM OF BIOMEDICAL ENGINEERING - FTEIC ITS Course : Digital Techniques and Laboratory		RA&E
			Write Doc Code
Kode/code: EW184405	Bobot sks/credits (T/P): 4/0	Rumpun MK: Biomedical Instrumentation and Signal Processing Course Cluster: Biomedical Instrumentation and Signal Processing	Smt: IV
OTORISASI AUTHORIZATION	Penyusun RA & E <i>Compiler A&EP</i> Dr. Tri Arief Sardjono, S.T., M.T.	Koordinator RMK <i>Course Cluster Coordinator</i> Dr. Rachmad Setiawan, S.T., M.T.	Ka DEP <i>Head of DEP</i> Dr. Achmad Arifin, S.T., M.Eng.

Mg ke/ Wee k (1)	Sub CP-MK / Lesson Learning Outcomes (LLO) (2)	Bentuk Asesmen (Penilaian) Form of Assessment (3)	Bobot / Load (%) (4)
1,2	Sub CP-MK 1: Mahasiswa mampu memahami dan menjelaskan teori dasar sistem elektronika digital seperti perbedaan antara sistem analog dan sistem digital, sistem bilangan dan sistem pengkodean. LLO 1: <i>Students are able to understand and explain basic theories of digital electronic systems such as the difference between analog systems and digital systems,</i>	Non-tes: Tugas 1 Mengerjakan soal perhitungan mengenai konversi bilangan, aritmatika biner, komplemen bilangan biner, bilangan bertanda dan operasinya, dan sistem pengkodean (Tugas Tertulis) Tes: ETS Soal 1 (6% dari ETS 20%) Non-Test Task 1: <i>Doing calculation problems about number conversion, binary arithmetic, binary number complement, marked numbers and their operations, and coding systems (Written Tasks)</i> Test: Question 1 in Mid Exam (6% of Mid Exam 20%)	Tugas 1 / Task 1: 2.5

	<i>number systems and coding systems..</i>		
3-5	Sub CP-MK 2: Mahasiswa mampu memahami dan menjelaskan tentang gerbang logika, aljabar boolean, penyederhanaan persamaan logika serta mampu melakukan eksperimen berkaitan dengan rangkaian dasar gerbang logika. LLO 2: <i>Students are able to understand and explain about logic gates, Boolean algebra, simplification of logic equations and be able to do experiments related to basic logic gate circuits.</i>	Non-tes : Tugas 2: Mengerjakan soal perhitungan mengenai gerbang logika dan analisa rangkaian logika dasar, penyederhanaan persamaan logika (Tugas Tertulis) Praktikum 1: Operasi gerbang logika dasar dan rangkaian logika dasar Tes : ETS Soal 2 (7% dari ETS 20%) Non-test: Task 2: <i>Solve calculation problems regarding logic gates and analysis of basic logic circuits, simplification of logic equations (Written Tasks)</i> Lab Work 1: <i>Basic logic gate operations and basic logic circuits..</i> Test: • Question 2 in Mid Exam (7% of Mid Exam 20%)	Tugas 2 / Task 2: 2.5 Praktikum 1 / Lab Work 1: 10
6, 7, 9	Sub CP-MK 3: Mahasiswa mampu memahami, menjelaskan, merancang dan menganalisa rangkaian logika kombinasional serta mampu melakukan eksperimen berkaitan dengan rangkaian logika kombinasional. LLO 3: <i>Students are able to understand, explain,</i>	Non-Tes: Tugas 4 Mengerjakan soal perhitungan mengenai analisa dan perancangan rangkaian kombinasional dasar (Tugas Tertulis) Tugas 5: Mengerjakan soal perhitungan mengenai analisa dan perancangan rangkaian fungsi logika kombinasional dan aplikasinya (Tugas Tertulis) Praktikum 2: Rangkaian kombinasional dan penyederhanaan rangkaian kombinasional Tes : ETS Soal 3 (7% dari ETS 20%) Non-test:	Tugas 4 / Task 4: 2.5 Tugas 5 / Task 5: 2.5 Praktikum 2 / Lab work 2: 10

	<i>design and analyze a combination of combinational logic and are able to experiment with a combination of combinational logic.</i>	Task 4: <i>Solve calculation problems regarding the analysis and design of basic combinational circuits (Written task)</i> Task 5: <i>Solve calculation problems regarding the analysis and design of a series of combinational logic functions and their applications (written task)</i> Lab Work 2: <i>Combinational circuits and combinational circuit simplification</i> Test: <i>Question 3 in Mid Exam (7% of Mid Exam 20%)</i>	
8	Evaluasi Tengah Semester Mid Exam	Tes: Ujian Tulis/Ujian Daring Test: <i>Writing Exams / Online Exams</i>	20
10-1 2	Sub CP-MK 4: Mahasiswa mampu memahami, menjelaskan, merancang dan menganalisa rangkaian logika sekuensial serta mampu melakukan eksperimen berkaitan dengan rangkaian logika sekuensial. LLO 4: <i>Students are able to understand, explain, design and analyze sequential logic circuits and be able to do experiments related to sequential logic circuits.</i>	Non tes: Tugas 6: Mengerjakan soal perhitungan mengenai analisa dan perancangan rangkaian bistable, rangkaian monostable (one shot), rangkaian astable, latch, flip-flop, register, counter serta mencari contoh aplikasinya (Tugas Tertulis) Tugas 7: Mengerjakan soal perhitungan mengenai analisa dan perancangan sistem digital menggunakan FSM (Tugas Tertulis) Praktikum 3: Rangkaian sekuensial. Tes : EAS Soal 1 (10% dari EAS 20%) Non-test: Task 6: <i>Solve calculation problems regarding the analysis and design of bistable circuits, monostable circuits (one shot), astable circuits, latches, flip-flops, registers, counters and looking for examples of their application (Written task)</i> Task 7:	Tugas 6 / Task 6: 2.5 Tugas 7 / Task 7: 2.5 Praktikum 3 / Lab work 3: 10

		<i>Solve calculation problems regarding digital system analysis and design using FSM (Written task)</i> Lab work 3: <i>Sequential circuit</i> Test: <i>Question 1 in Final Exam (10% of Mid Exam 20%)</i>	
13-1 4	Sub CP-MK 5: Mahasiswa mampu memahami dan menjelaskan tahapan perancangan sistem digital berbasis Programmable Logic Device (PLD) serta mampu merealisasikannya. LLO 5: <i>Students are able to understand and explain the stages of designing a digital-based Programmable Logic Device (PLD) system and be able to realize it.</i>	Non-tes : Tugas 8: Mengerjakan soal mengenai analisa dan perancangan sistem digital berbasis PLD (Tugas Tertulis). Praktikum 4: Perancangan sistem digital berbasis PLD Tes : EAS Soal 2 (17.5% dari EAS 35%) Non-test: Task 8: <i>Solve questions regarding the analysis and design of a PLD-based digital system (Written Task).</i> Lab work 4: <i>PLD-based digital system design</i> Test: <i>Question 2 in Final Exam (12.5% of Final Exam 20%)</i>	Tugas 8 / Task 8: 2.5 Praktikum 4 / Lab work 4: 10
15-1 6	Evaluasi Akhir Final Exam	Tes: Ujian Tulis/Ujian Daring Test: <i>Writing Exams / Online Exams</i>	20
Total bobot penilaian Total assessment load			100%

Indikator Pencapaian CPL Pada MK / Indicator of PLO achievement charged to the course

CPL yang dibebankan pada MK / PLO charged to the course	CPMK / Course Learning Outcome (CLO)	Minggu ke / Week	Bentuk Asesmen / Form of Assessment	Bobot / Load (%)
CPL-05 / PLO-05	CPMK 1 / CLO 1	Week- 1-2	Task 1	2.5
		Week- 8	Mid Exam question 1	6
CPL-06 / PLO-06	CPMK 2 / CLO 2	Week- 3-5	Task 2	2.5
			Lab Work 1	10
		Week- 8	Mid Exam question 2	7
	CPMK 3	Week- 6,7,9	Task 4	2.5
			Task 5	2.5
			Lab Work 2	10
		Week- 8	Mid Exam question 3	7
	CPMK 4	Week- 10-12	Task 6	2.5
			Task 7	2.5
			Lab Work 3	10
		Week- 16	Final Exam question 1	10
	CPMK 6			
CPL-08 / PLO-08	CPMK 5	Week- 13-15	Task 8	2.5
			Lab Work 4	10
		Week- 16	Final Exam question 2	12.5
				$\Sigma = 100\%$

No	Form of Assessment	PLO-01	PLO-02	PLO-03	PLO-04	PLO-05	PLO-06	PLO-07	PLO-08	PLO-09	PLO-10	PLO-11	PLO-12	Total
1	Tugas 1 (Tugas 1-5)					0.05	0.1							0.15

	Assignment 1 (Task 1-5)													
2	Evaluasi Tengah Semester Midterm Exam					0.05	0.15							0.2
3	Tugas 2 (Tugas 6-8) Assignment 2 (Task 6-8)					0.05	0.1							0.15
4	Evaluasi Akhir Semester Final Exam						0.1		0.1					0.2
5	Praktikum dan Laboratorium Practicum and Laboratory						0.3							0
	Total					0.15	0.75		0.1					1